

# LegUp fifo\_read implementation

## Related signals

- RVD Interface
  - ready\_out, valid\_in, data\_in
- “Pre-fetch” registers
  - consumed\_data, c\_valid, c\_taken
- Enable condition
  - enable\_cond
- Stall signal
  - stall\_signal



## FIFO Read:

```
// RVD Interface.
```

```
assign ready_out = ~c_valid | c_taken;
```

```
always @ (posedge clk) begin
```

```
    if (ready_out & valid_in) consumed_data <= data_in;
```

```
    if (ready_out & valid_in) consumed_valid <= 1;
```

```
    else if (c_taken) consumed_vaid <= 0;
```

```
End
```

```
// Stall and flow.
```

```
always @ (*) begin
```

```
    stall_signal = 0;
```

```
    if (enable_cond & ~c_valid) stall_signal = 1;
```

```
    if (...other conditions causing stall...) stall_signal = 1;
```

```
end
```

```
assign c_taken = enable_cond & ~stall_signal;
```

# LegUp fifo\_write implementation

## Related signals

- RVD Interface
  - ready\_in, valid\_out, data\_out
- Enable condition
  - enable\_cond
- Stall signal
  - stall\_signal
- Two helper signals...
  - data\_not\_taken\_when\_stall\_last\_cycle
  - stalln\_reg



## FIFO Write:

```
// The helper registers.
always @ (posedge clk) begin
    data_not_taken_when_stall_last_cycle <=
        stall_signal & valid_out & ~ready_in;
    stalln_reg <= ~stall_signal;
end

// Stall and flow.
always @ (*) begin
    stall_signal = 0;
    if (enable_cond & valid_out & ~ready_in) stall_signal = 1;
    if (...other conditions causing stall...) stall_signal = 1;
end

assign data_out = data_path_register;
assign valid_out = enable_cond &
    (data_not_taken_when_stall_last_cycle | stalln_reg);
```



# Scheduling of `fifo_write`

- The data port has to be directly connected to registers
  - Prevents the case that the data is not valid (due to other stalls) at the state where `fifo_write` is scheduled
  - e.g., `fifo_write(output_fifo, fifo_read(input_fifo) + x);`
  - If `fifo_read` and `fifo_write` are scheduled in the same cycle, the above example becomes messy to handle
- Changed scheduler to avoid chaining of `fifo_write` data argument

