undergrad_intern_projects
2016 Ideas
- Enhance timing modelling to account for bitwidth minimization.
- Shrink array memory width based on bidwidth minimization (loads already account for reduced width).
- Xilinx performance improvement
- If-conversion “productization” and experimentation
undergrad_intern_projects.txt · Last modified: 2016/09/21 15:46 by janders
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 3.0 Unported
