User Tools

Site Tools


timing_analysis_of_mips2

Timing Analysis of MIPS

FMax : 94.44 MHz

Critical Path: (13.020ns) Start signal: memory_controller:memory_controller_inst|memory_controller_out_reg_a[18]~_Duplicate_1

End signal: main:main_inst|main_232_Hi_1_phi_temp[30]

main_232_Hi_1_phi_temp ⇐ main_43_53; main_232_Hi_1_phi_temp ⇐ main_54_64;

/* %53 = trunc i64 %52 to i32*/

main_43_53 = main_43_52[31:0];

/* %52 = lshr i64 %50, 32*/

main_43_52 = (main_43_50 »> (64'd32 % 64'd64));

/* %50 = mul nsw i64 %49, %46*/

main_43_50 = (main_43_49 * main_43_46);

/* %49 = sext i32 %48 to i64*/

main_43_49 = $signed({main_43_48});

/* %48 = load i32* %47, align 4, !tbaa !0*/

main_43_48 = memory_controller_out_b[31:0];

/* %46 = sext i32 %45 to i64*/

main_43_46 = $signed({main_43_45});

/* %45 = load i32* %44, align 4, !tbaa !0*/

main_43_45 = memory_controller_out_a[31:0];

/* %64 = trunc i64 %63 to i32*/

main_54_64 = main_54_63[31:0];

/* %63 = lshr i64 %61, 32*/

main_54_63 = (main_54_61 »> (64'd32 % 64'd64));

/* %61 = mul i64 %60, %57*/

main_54_61 = (main_54_60 * main_54_57);

/* %60 = sext i32 %59 to i64*/

main_54_60 = $signed({main_54_59});

/* %59 = load i32* %58, align 4, !tbaa !0*/

main_54_59 = memory_controller_out_b[31:0];

/* %57 = sext i32 %56 to i64*/

main_54_57 = $signed({main_54_56});

Corresponding C code:

case MULT:

	  hilo = (long long) reg[rs] * (long long) reg[rt];
	  Lo = hilo & 0x00000000ffffffffULL;
	  Hi = ((int) (hilo >> 32)) & 0xffffffffUL;
	  break;

——

Total Incr RF Type Fanout Location Element
0 0 launch edge time
2.453 2.453 clock path
0 0 source latency
0 0 1 PIN_17 clk
0.979 0.979 RR CELL 1 IOC_X0_Y9_N0 clkcombout
1.097 0.118 RR IC 1 CLKCTRL_G2 clk~clkctrlinclk[0]
1.097 0 RR CELL 1625 CLKCTRL_G2 clk~clkctrloutclk
1.81 0.713 RR IC 32 DSPMULT_X20_Y5_N0 main_instMult0auto_generatedmac_mult5clk
2.453 0.643 RR CELL 32 DSPMULT_X20_Y5_N0 memory_controller:memory_controller_instmemory_controller_out_reg_a[18]~_Duplicate_1
13.02 10.567 data path
2.453 0 uTco 32 DSPMULT_X20_Y5_N0 memory_controller:memory_controller_instmemory_controller_out_reg_a[18]~_Duplicate_1
4.853 2.4 FF CELL 1 DSPMULT_X20_Y5_N0 main_instMult0auto_generatedmac_mult5dataout[7]
4.853 0 FF IC 1 DSPOUT_X20_Y5_N2 main_instMult0auto_generatedmac_out6dataa[7]
5.077 0.224 FF CELL 1 DSPOUT_X20_Y5_N2 main_instMult0auto_generatedmac_out6dataout[7]
6.262 1.185 FF IC 2 LCCOMB_X19_Y6_N8 main_instMult0auto_generatedadd9_result[3]~6datab
6.655 0.393 FR CELL 1 LCCOMB_X19_Y6_N8 main_instMult0auto_generatedadd9_result[3]~6cout
6.655 0 RR IC 2 LCCOMB_X19_Y6_N10 main_instMult0auto_generatedadd9_result[4]~8cin
6.726 0.071 RF CELL 1 LCCOMB_X19_Y6_N10 main_instMult0auto_generatedadd9_result[4]~8cout
6.726 0 FF IC 2 LCCOMB_X19_Y6_N12 main_instMult0auto_generatedadd9_result[5]~10cin
6.797 0.071 FR CELL 1 LCCOMB_X19_Y6_N12 main_instMult0auto_generatedadd9_result[5]~10cout
6.797 0 RR IC 2 LCCOMB_X19_Y6_N14 main_instMult0auto_generatedadd9_result[6]~12cin
6.956 0.159 RF CELL 1 LCCOMB_X19_Y6_N14 main_instMult0auto_generatedadd9_result[6]~12cout
6.956 0 FF IC 2 LCCOMB_X19_Y6_N16 main_instMult0auto_generatedadd9_result[7]~14cin
7.027 0.071 FR CELL 1 LCCOMB_X19_Y6_N16 main_instMult0auto_generatedadd9_result[7]~14cout
7.027 0 RR IC 2 LCCOMB_X19_Y6_N18 main_instMult0auto_generatedadd9_result[8]~16cin
7.098 0.071 RF CELL 1 LCCOMB_X19_Y6_N18 main_instMult0auto_generatedadd9_result[8]~16cout
7.098 0 FF IC 2 LCCOMB_X19_Y6_N20 main_instMult0auto_generatedadd9_result[9]~18cin
7.169 0.071 FR CELL 1 LCCOMB_X19_Y6_N20 main_instMult0auto_generatedadd9_result[9]~18cout
7.169 0 RR IC 2 LCCOMB_X19_Y6_N22 main_instMult0auto_generatedadd9_result[10]~20cin
7.24 0.071 RF CELL 1 LCCOMB_X19_Y6_N22 main_instMult0auto_generatedadd9_result[10]~20cout
7.24 0 FF IC 2 LCCOMB_X19_Y6_N24 main_instMult0auto_generatedadd9_result[11]~22cin
7.311 0.071 FR CELL 1 LCCOMB_X19_Y6_N24 main_instMult0auto_generatedadd9_result[11]~22cout
7.311 0 RR IC 2 LCCOMB_X19_Y6_N26 main_instMult0auto_generatedadd9_result[12]~24cin
7.382 0.071 RF CELL 1 LCCOMB_X19_Y6_N26 main_instMult0auto_generatedadd9_result[12]~24cout
7.382 0 FF IC 2 LCCOMB_X19_Y6_N28 main_instMult0auto_generatedadd9_result[13]~26cin
7.453 0.071 FR CELL 1 LCCOMB_X19_Y6_N28 main_instMult0auto_generatedadd9_result[13]~26cout
7.453 0 RR IC 2 LCCOMB_X19_Y6_N30 main_instMult0auto_generatedadd9_result[14]~28cin
7.599 0.146 RF CELL 1 LCCOMB_X19_Y6_N30 main_instMult0auto_generatedadd9_result[14]~28cout
7.599 0 FF IC 2 LCCOMB_X19_Y5_N0 main_instMult0auto_generatedadd9_result[15]~30cin
7.67 0.071 FR CELL 1 LCCOMB_X19_Y5_N0 main_instMult0auto_generatedadd9_result[15]~30cout
7.67 0 RR IC 2 LCCOMB_X19_Y5_N2 main_instMult0auto_generatedadd9_result[16]~32cin
7.741 0.071 RF CELL 1 LCCOMB_X19_Y5_N2 main_instMult0auto_generatedadd9_result[16]~32cout
7.741 0 FF IC 2 LCCOMB_X19_Y5_N4 main_instMult0auto_generatedadd9_result[17]~34cin
7.812 0.071 FR CELL 1 LCCOMB_X19_Y5_N4 main_instMult0auto_generatedadd9_result[17]~34cout
7.812 0 RR IC 2 LCCOMB_X19_Y5_N6 main_instMult0auto_generatedadd9_result[18]~36cin
7.883 0.071 RF CELL 1 LCCOMB_X19_Y5_N6 main_instMult0auto_generatedadd9_result[18]~36cout
7.883 0 FF IC 2 LCCOMB_X19_Y5_N8 main_instMult0auto_generatedadd9_result[19]~38cin
7.954 0.071 FR CELL 1 LCCOMB_X19_Y5_N8 main_instMult0auto_generatedadd9_result[19]~38cout
7.954 0 RR IC 2 LCCOMB_X19_Y5_N10 main_instMult0auto_generatedadd9_result[20]~40cin
8.025 0.071 RF CELL 1 LCCOMB_X19_Y5_N10 main_instMult0auto_generatedadd9_result[20]~40cout
8.025 0 FF IC 2 LCCOMB_X19_Y5_N12 main_instMult0auto_generatedadd9_result[21]~42cin
8.096 0.071 FR CELL 1 LCCOMB_X19_Y5_N12 main_instMult0auto_generatedadd9_result[21]~42cout
8.096 0 RR IC 2 LCCOMB_X19_Y5_N14 main_instMult0auto_generatedadd9_result[22]~44cin
8.255 0.159 RF CELL 1 LCCOMB_X19_Y5_N14 main_instMult0auto_generatedadd9_result[22]~44cout
8.255 0 FF IC 2 LCCOMB_X19_Y5_N16 main_instMult0auto_generatedadd9_result[23]~46cin
8.326 0.071 FR CELL 1 LCCOMB_X19_Y5_N16 main_instMult0auto_generatedadd9_result[23]~46cout
8.326 0 RR IC 2 LCCOMB_X19_Y5_N18 main_instMult0auto_generatedadd9_result[24]~48cin
8.397 0.071 RF CELL 1 LCCOMB_X19_Y5_N18 main_instMult0auto_generatedadd9_result[24]~48cout
8.397 0 FF IC 2 LCCOMB_X19_Y5_N20 main_instMult0auto_generatedadd9_result[25]~50cin
8.807 0.41 FF CELL 1 LCCOMB_X19_Y5_N20 main_instMult0auto_generatedadd9_result[25]~50combout
9.508 0.701 FF IC 2 LCCOMB_X18_Y5_N20 main_instMult0auto_generatedop_1~50dataa
9.922 0.414 FR CELL 1 LCCOMB_X18_Y5_N20 main_instMult0auto_generatedop_1~50cout
9.922 0 RR IC 2 LCCOMB_X18_Y5_N22 main_instMult0auto_generatedop_1~52cin
9.993 0.071 RF CELL 1 LCCOMB_X18_Y5_N22 main_instMult0auto_generatedop_1~52cout
9.993 0 FF IC 2 LCCOMB_X18_Y5_N24 main_instMult0auto_generatedop_1~54cin
10.064 0.071 FR CELL 1 LCCOMB_X18_Y5_N24 main_instMult0auto_generatedop_1~54cout
10.064 0 RR IC 2 LCCOMB_X18_Y5_N26 main_instMult0auto_generatedop_1~56cin
10.135 0.071 RF CELL 1 LCCOMB_X18_Y5_N26 main_instMult0auto_generatedop_1~56cout
10.135 0 FF IC 2 LCCOMB_X18_Y5_N28 main_instMult0auto_generatedop_1~58cin
10.206 0.071 FR CELL 1 LCCOMB_X18_Y5_N28 main_instMult0auto_generatedop_1~58cout
10.206 0 RR IC 2 LCCOMB_X18_Y5_N30 main_instMult0auto_generatedop_1~60cin
10.352 0.146 RF CELL 1 LCCOMB_X18_Y5_N30 main_instMult0auto_generatedop_1~60cout
10.352 0 FF IC 2 LCCOMB_X18_Y4_N0 main_instMult0auto_generatedop_1~62cin
10.423 0.071 FR CELL 1 LCCOMB_X18_Y4_N0 main_instMult0auto_generatedop_1~62cout
10.423 0 RR IC 2 LCCOMB_X18_Y4_N2 main_instMult0auto_generatedop_1~64cin
10.494 0.071 RF CELL 1 LCCOMB_X18_Y4_N2 main_instMult0auto_generatedop_1~64cout
10.494 0 FF IC 2 LCCOMB_X18_Y4_N4 main_instMult0auto_generatedop_1~66cin
10.565 0.071 FR CELL 1 LCCOMB_X18_Y4_N4 main_instMult0auto_generatedop_1~66cout
10.565 0 RR IC 2 LCCOMB_X18_Y4_N6 main_instMult0auto_generatedop_1~68cin
10.636 0.071 RF CELL 1 LCCOMB_X18_Y4_N6 main_instMult0auto_generatedop_1~68cout
10.636 0 FF IC 2 LCCOMB_X18_Y4_N8 main_instMult0auto_generatedop_1~70cin
10.707 0.071 FR CELL 1 LCCOMB_X18_Y4_N8 main_instMult0auto_generatedop_1~70cout
10.707 0 RR IC 2 LCCOMB_X18_Y4_N10 main_instMult0auto_generatedop_1~72cin
10.778 0.071 RF CELL 1 LCCOMB_X18_Y4_N10 main_instMult0auto_generatedop_1~72cout
10.778 0 FF IC 2 LCCOMB_X18_Y4_N12 main_instMult0auto_generatedop_1~74cin
10.849 0.071 FR CELL 1 LCCOMB_X18_Y4_N12 main_instMult0auto_generatedop_1~74cout
10.849 0 RR IC 2 LCCOMB_X18_Y4_N14 main_instMult0auto_generatedop_1~76cin
11.008 0.159 RF CELL 1 LCCOMB_X18_Y4_N14 main_instMult0auto_generatedop_1~76cout
11.008 0 FF IC 2 LCCOMB_X18_Y4_N16 main_instMult0auto_generatedop_1~78cin
11.079 0.071 FR CELL 1 LCCOMB_X18_Y4_N16 main_instMult0auto_generatedop_1~78cout
11.079 0 RR IC 2 LCCOMB_X18_Y4_N18 main_instMult0auto_generatedop_1~80cin
11.15 0.071 RF CELL 1 LCCOMB_X18_Y4_N18 main_instMult0auto_generatedop_1~80cout
11.15 0 FF IC 2 LCCOMB_X18_Y4_N20 main_instMult0auto_generatedop_1~82cin
11.221 0.071 FR CELL 1 LCCOMB_X18_Y4_N20 main_instMult0auto_generatedop_1~82cout
11.221 0 RR IC 2 LCCOMB_X18_Y4_N22 main_instMult0auto_generatedop_1~84cin
11.292 0.071 RF CELL 1 LCCOMB_X18_Y4_N22 main_instMult0auto_generatedop_1~84cout
11.292 0 FF IC 2 LCCOMB_X18_Y4_N24 main_instMult0auto_generatedop_1~86cin
11.363 0.071 FR CELL 1 LCCOMB_X18_Y4_N24 main_instMult0auto_generatedop_1~86cout
11.363 0 RR IC 2 LCCOMB_X18_Y4_N26 main_instMult0auto_generatedop_1~88cin
11.773 0.41 RR CELL 1 LCCOMB_X18_Y4_N26 main_instMult0auto_generatedop_1~88combout
12.786 1.013 RR IC 1 LCCOMB_X22_Y7_N30 main_instmain_232_Hi_1_phi_temp[30]~4datad
12.936 0.15 RR CELL 1 LCCOMB_X22_Y7_N30 main_instmain_232_Hi_1_phi_temp[30]~4combout
12.936 0 RR IC 1 LCFF_X22_Y7_N31 main_instmain_232_Hi_1_phi_temp[30]datain
13.02 0.084 RR CELL 1 LCFF_X22_Y7_N31 main:main_instmain_232_Hi_1_phi_temp[30]

Timing Analysis of isolated multiplication

FMax: 108.02 MHz

Total Incr RF Type Fanout Location Element
2.712 2.712 clock path
2.069 0.862 RR IC 36 DSPMULT_X28_Y15_N0 Mult0auto_generatedmac_mult9clk
0 0 1 PIN_M1 clk
0.989 0.989 RR CELL 1 IOC_X0_Y13_N2 clkcombout
1.207 0.218 RR IC 1 CLKCTRL_G3 clk~clkctrlinclk[0]
1.207 0 RR CELL 74 CLKCTRL_G3 clk~clkctrloutclk
2.712 0.643 RR CELL 36 DSPMULT_X28_Y15_N0 regb[0]
0 0 source latency
11.954 9.242 data path
5.112 2.4 FF CELL 1 DSPMULT_X28_Y15_N0 Mult0auto_generatedmac_mult9dataout[0]
5.112 0 FF IC 1 DSPOUT_X28_Y15_N2 Mult0auto_generatedmac_out10dataa[0]
5.336 0.224 FF CELL 1 DSPOUT_X28_Y15_N2 Mult0auto_generatedmac_out10dataout[0]
6.711 0.414 FF CELL 1 LCCOMB_X30_Y19_N2 Mult0auto_generatedop_1~0cout
6.297 0.961 FF IC 2 LCCOMB_X30_Y19_N2 Mult0auto_generatedop_1~0dataa
6.711 0 FF IC 2 LCCOMB_X30_Y19_N4 Mult0auto_generatedop_1~2cin
6.782 0.071 FR CELL 1 LCCOMB_X30_Y19_N4 Mult0auto_generatedop_1~2cout
6.782 0 RR IC 2 LCCOMB_X30_Y19_N6 Mult0auto_generatedop_1~4cin
6.853 0.071 RF CELL 1 LCCOMB_X30_Y19_N6 Mult0auto_generatedop_1~4cout
6.853 0 FF IC 2 LCCOMB_X30_Y19_N8 Mult0auto_generatedop_1~6cin
6.924 0.071 FR CELL 1 LCCOMB_X30_Y19_N8 Mult0auto_generatedop_1~6cout
6.924 0 RR IC 2 LCCOMB_X30_Y19_N10 Mult0auto_generatedop_1~8cin
6.995 0.071 RF CELL 1 LCCOMB_X30_Y19_N10 Mult0auto_generatedop_1~8cout
6.995 0 FF IC 2 LCCOMB_X30_Y19_N12 Mult0auto_generatedop_1~10cin
7.066 0.071 FR CELL 1 LCCOMB_X30_Y19_N12 Mult0auto_generatedop_1~10cout
7.066 0 RR IC 2 LCCOMB_X30_Y19_N14 Mult0auto_generatedop_1~12cin
7.225 0.159 RF CELL 1 LCCOMB_X30_Y19_N14 Mult0auto_generatedop_1~12cout
7.225 0 FF IC 2 LCCOMB_X30_Y19_N16 Mult0auto_generatedop_1~14cin
7.296 0.071 FR CELL 1 LCCOMB_X30_Y19_N16 Mult0auto_generatedop_1~14cout
7.296 0 RR IC 2 LCCOMB_X30_Y19_N18 Mult0auto_generatedop_1~16cin
7.367 0.071 RF CELL 1 LCCOMB_X30_Y19_N18 Mult0auto_generatedop_1~16cout
7.367 0 FF IC 2 LCCOMB_X30_Y19_N20 Mult0auto_generatedop_1~18cin
7.438 0.071 FR CELL 1 LCCOMB_X30_Y19_N20 Mult0auto_generatedop_1~18cout
7.438 0 RR IC 2 LCCOMB_X30_Y19_N22 Mult0auto_generatedop_1~20cin
7.509 0.071 RF CELL 1 LCCOMB_X30_Y19_N22 Mult0auto_generatedop_1~20cout
7.509 0 FF IC 2 LCCOMB_X30_Y19_N24 Mult0auto_generatedop_1~22cin
7.58 0.071 FR CELL 1 LCCOMB_X30_Y19_N24 Mult0auto_generatedop_1~22cout
7.58 0 RR IC 2 LCCOMB_X30_Y19_N26 Mult0auto_generatedop_1~24cin
7.651 0.071 RF CELL 1 LCCOMB_X30_Y19_N26 Mult0auto_generatedop_1~24cout
7.651 0 FF IC 2 LCCOMB_X30_Y19_N28 Mult0auto_generatedop_1~26cin
7.722 0.071 FR CELL 1 LCCOMB_X30_Y19_N28 Mult0auto_generatedop_1~26cout
7.722 0 RR IC 2 LCCOMB_X30_Y19_N30 Mult0auto_generatedop_1~28cin
7.868 0.146 RF CELL 1 LCCOMB_X30_Y19_N30 Mult0auto_generatedop_1~28cout
7.868 0 FF IC 2 LCCOMB_X30_Y18_N0 Mult0auto_generatedop_1~30cin
7.939 0.071 FR CELL 1 LCCOMB_X30_Y18_N0 Mult0auto_generatedop_1~30cout
7.939 0 RR IC 2 LCCOMB_X30_Y18_N2 Mult0auto_generatedop_1~32cin
8.349 0.41 RR CELL 1 LCCOMB_X30_Y18_N2 Mult0auto_generatedop_1~32combout
9.221 0.414 RR CELL 1 LCCOMB_X31_Y18_N2 out[34]~78cout
8.807 0.458 RR IC 2 LCCOMB_X31_Y18_N2 out[34]~78dataa
9.221 0 RR IC 2 LCCOMB_X31_Y18_N4 out[35]~80cin
9.292 0.071 RF CELL 1 LCCOMB_X31_Y18_N4 out[35]~80cout
9.292 0 FF IC 2 LCCOMB_X31_Y18_N6 out[36]~82cin
9.363 0.071 FR CELL 1 LCCOMB_X31_Y18_N6 out[36]~82cout
9.363 0 RR IC 2 LCCOMB_X31_Y18_N8 out[37]~84cin
9.434 0.071 RF CELL 1 LCCOMB_X31_Y18_N8 out[37]~84cout
9.434 0 FF IC 2 LCCOMB_X31_Y18_N10 out[38]~86cin
9.505 0.071 FR CELL 1 LCCOMB_X31_Y18_N10 out[38]~86cout
9.505 0 RR IC 2 LCCOMB_X31_Y18_N12 out[39]~88cin
9.576 0.071 RF CELL 1 LCCOMB_X31_Y18_N12 out[39]~88cout
9.576 0 FF IC 2 LCCOMB_X31_Y18_N14 out[40]~90cin
9.735 0.159 FR CELL 1 LCCOMB_X31_Y18_N14 out[40]~90cout
9.735 0 RR IC 2 LCCOMB_X31_Y18_N16 out[41]~92cin
9.806 0.071 RF CELL 1 LCCOMB_X31_Y18_N16 out[41]~92cout
9.806 0 FF IC 2 LCCOMB_X31_Y18_N18 out[42]~94cin
9.877 0.071 FR CELL 1 LCCOMB_X31_Y18_N18 out[42]~94cout
9.877 0 RR IC 2 LCCOMB_X31_Y18_N20 out[43]~96cin
9.948 0.071 RF CELL 1 LCCOMB_X31_Y18_N20 out[43]~96cout
9.948 0 FF IC 2 LCCOMB_X31_Y18_N22 out[44]~98cin
10.019 0.071 FR CELL 1 LCCOMB_X31_Y18_N22 out[44]~98cout
10.019 0 RR IC 2 LCCOMB_X31_Y18_N24 out[45]~100cin
10.09 0.071 RF CELL 1 LCCOMB_X31_Y18_N24 out[45]~100cout
10.09 0 FF IC 2 LCCOMB_X31_Y18_N26 out[46]~102cin
10.161 0.071 FR CELL 1 LCCOMB_X31_Y18_N26 out[46]~102cout
10.161 0 RR IC 2 LCCOMB_X31_Y18_N28 out[47]~104cin
10.232 0.071 RF CELL 1 LCCOMB_X31_Y18_N28 out[47]~104cout
10.232 0 FF IC 2 LCCOMB_X31_Y18_N30 out[48]~106cin
10.378 0.146 FR CELL 1 LCCOMB_X31_Y18_N30 out[48]~106cout
10.378 0 RR IC 2 LCCOMB_X31_Y17_N0 out[49]~108cin
10.449 0.071 RF CELL 1 LCCOMB_X31_Y17_N0 out[49]~108cout
10.449 0 FF IC 2 LCCOMB_X31_Y17_N2 out[50]~110cin
10.52 0.071 FR CELL 1 LCCOMB_X31_Y17_N2 out[50]~110cout
10.52 0 RR IC 2 LCCOMB_X31_Y17_N4 out[51]~112cin
10.591 0.071 RF CELL 1 LCCOMB_X31_Y17_N4 out[51]~112cout
10.591 0 FF IC 2 LCCOMB_X31_Y17_N6 out[52]~114cin
10.662 0.071 FR CELL 1 LCCOMB_X31_Y17_N6 out[52]~114cout
10.662 0 RR IC 2 LCCOMB_X31_Y17_N8 out[53]~116cin
10.733 0.071 RF CELL 1 LCCOMB_X31_Y17_N8 out[53]~116cout
10.733 0 FF IC 2 LCCOMB_X31_Y17_N10 out[54]~118cin
10.804 0.071 FR CELL 1 LCCOMB_X31_Y17_N10 out[54]~118cout
10.804 0 RR IC 2 LCCOMB_X31_Y17_N12 out[55]~120cin
10.875 0.071 RF CELL 1 LCCOMB_X31_Y17_N12 out[55]~120cout
10.875 0 FF IC 2 LCCOMB_X31_Y17_N14 out[56]~122cin
11.034 0.159 FR CELL 1 LCCOMB_X31_Y17_N14 out[56]~122cout
11.034 0 RR IC 2 LCCOMB_X31_Y17_N16 out[57]~124cin
11.105 0.071 RF CELL 1 LCCOMB_X31_Y17_N16 out[57]~124cout
11.105 0 FF IC 2 LCCOMB_X31_Y17_N18 out[58]~126cin
11.176 0.071 FR CELL 1 LCCOMB_X31_Y17_N18 out[58]~126cout
11.176 0 RR IC 2 LCCOMB_X31_Y17_N20 out[59]~128cin
11.247 0.071 RF CELL 1 LCCOMB_X31_Y17_N20 out[59]~128cout
11.247 0 FF IC 2 LCCOMB_X31_Y17_N22 out[60]~130cin
11.318 0.071 FR CELL 1 LCCOMB_X31_Y17_N22 out[60]~130cout
11.318 0 RR IC 2 LCCOMB_X31_Y17_N24 out[61]~132cin
11.389 0.071 RF CELL 1 LCCOMB_X31_Y17_N24 out[61]~132cout
11.389 0 FF IC 2 LCCOMB_X31_Y17_N26 out[62]~134cin
11.46 0.071 FR CELL 1 LCCOMB_X31_Y17_N26 out[62]~134cout
11.954 0.084 RR CELL 1 LCFF_X31_Y17_N29 out[63]~reg0
11.87 0 RR IC 1 LCFF_X31_Y17_N29 out[63]~reg0datain
11.46 0 RR IC 1 LCCOMB_X31_Y17_N28 out[63]~136cin
11.87 0.41 RR CELL 1 LCCOMB_X31_Y17_N28 out[63]~136combout
2.712 0 uTco 36 DSPMULT_X28_Y15_N0 regb[0]
0 0 launch edge time
timing_analysis_of_mips2.txt · Last modified: 2013/05/13 14:28 by yvonne.z1229